

Date of publication xxxx 00, 0000, date of current version xxxx 00, 0000.

Digital Object Identifier 10.1109/ACCESS.2017.Doi Number

# Performance Improvement of Spacer-engineered N-type Tree Shaped NSFET towards Advanced Technology nodes

U. Gowthami<sup>1</sup>, (Student Member IEEE), Asisa Kumar Panigrahy<sup>2,\*</sup>, (Member IEEE), Depuru Shobha Rani<sup>3</sup>, (Member, IEEE), Muralidhar Nayak Bhukya<sup>4</sup>, (Member, IEEE), Vakkalakula Bharath Sreenivasulu<sup>5</sup>, (Member, IEEE), and M. Durga Prakash<sup>1,7</sup>, (Senior Member IEEE)

<sup>1</sup>Department of ECE, SRM University-AP, 522240 Mangalagiri, Andhra Pradesh, India.

<sup>2</sup>Department of ECE, Faculty of Science and Technology (IcfaiTech), ICFAI Foundation for Higher Education Hyderabad, Hyderabad-501203, Telangana INDIA

<sup>3</sup>Department of Electrical and Electronics Engineering, Institute of Aeronautical Engineering, Hyderabad- 500043, Telangana, INDIA

<sup>4</sup>Department of Electrical Engineering, School of Engineering and Technology, Central University of Haryana- 123031, Haryana, INDIA

<sup>5</sup>School of Electronic and Communication Engineering, REVA University, Bangalore- 560064, Karnataka INDIA

\*Corresponding author: Asisa Kumar Panigrahy (e-mail: asisa@ifheindia.org), M.Durga Prakash (durgaparakash.m@srmmap.edu.in).

## ABSTRACT

Tree-shaped Nanosheet FETS (NSFET) is the most dependable way to scale down the gate lengths deep. This paper investigates the 12nm gate length ( $L_G$ ) n-type Tree-shaped NSFET with the gate having a stack of high- $k$  dielectric ( $\text{HfO}_2$ ) and  $\text{SiO}_2$  using different spacer materials, which can be done using TCAD simulations. The Tree-shaped NFET device with  $T_{\text{NS}} = 5$  nm,  $W_{\text{NS}} = 25$  nm,  $W_{\text{IB}} = 5$  nm, and  $H_{\text{IB}} = 25$  nm has high on-current ( $I_{\text{ON}}$ ) and low off-current ( $I_{\text{OFF}}$ ). The 3D device with single- $k$  and dual- $k$  spacers are compared and its DC characteristics are shown. It is noted that the dual- $k$  device achieves the maximum  $I_{\text{ON}}/I_{\text{OFF}}$  ratio, which is  $10^9$ , compared to  $10^7$  because the fringing fields with spacer dielectric lengthen the effective gate length. Additionally, the impact of work function, interbridge height, width, gate lengths, and temperature, along with the device's analog/RF and DC metrics, is also investigated in this paper. Even at 12 nm  $L_G$ , the proposed device exhibits good electrical properties with  $\text{DIBL} = 23$  mV/V and  $\text{SS} = 62$  mV/dec and switching ratio ( $I_{\text{ON}}/I_{\text{OFF}} = 10^9$ ). The device's performance confirms that Moore's law holds even for lower technology nodes, allowing for further scalability.

**INDEX TERMS:** Single- $k$  spacer; dual- $k$  spacer; Tree-shaped NSFET, Nanosheet; Spacer engineering.

## I. INTRODUCTION

The electronic industry has worked continuously for the last 60 years to meet the ever-increasing demand for electronic gadgets used in many applications. This is because electronic devices perform better at every technological level in compactness, cost-effectiveness, good performance, and less power consumption [1]. The fundamental components of many electronic gadgets in today's market are the transistors, which are applied in many circuits. Because of Moore's law, it is necessary to incorporate more transistors into the single integrated circuit (IC) to support the many electronic applications [2]. Because of scaling down the device's dimensions, the conventional MOSFETs are affected by short channel effects (SCE) [3]. FinFETs have enabled the scaling of the CMOS to allow the lower technology node, maintaining Moore's law. However, when dimensions decrease below the 5-nm node, FinFETs encounter several issues. The electric field at the sidewall is always enhanced compared

to the corner's electric field, decreased device performance, decreased electrostatics, and significant process variability [4] – [8].

To reduce SCEs, it is crucial to have an innovative device whose channel has more control over the gate, so the gate should surround the channel. A gate-all-around (GAA) Nanowire and Nanosheet structure with vertical channels was recently introduced to allow scaling toward sub-5-nm technological nodes [5-8]. Multiple stacked channels are present in the NW and NS structures, which can significantly enhance the on-state current and output characteristics. Additionally, NW FETs are currently regarded as one of the best substitutes for Fin-FETs due to their improved gate control. Further, due to the more control of the gate and very thin Nanowire, the SCEs in the NW FETs have significantly dropped compared to the FinFETs, whose device performance is depreciated in the lower node [9], [10]. This has improved electrostatic integrity. Regarding layout efficiency, power consumption,

and scalability in CMOS design, vertical GAA Nanowire FETs outperform FinFETs and even horizontal GAA Nanowires [11]. Several channels can be used in GAA FETs, which are silicon nanowires/nanosheets stacked vertically, to achieve the necessary performance in applications like DC, analog, and RF [12], [13].

In NW-FET, it is necessary to have a wide gap between two adjacent NWs, which poses problems in the fabrication, and the aspect ratio of the channel stack is increased. It has decreased drive currents, higher parasitics, and lesser channel widths [14]. An excellent option for effectively suppressing the short-channel effects and achieving fantastic current drivability is the Nanosheet-FET (NSFET) with gate wrapping on all four sides. [15].




FIGURE 1. Schematic of (a) FinFET (b) NSFET (c) Tree shaped NSFET's channel cross-sections.

Additionally, NSFETs offer improved channel effective width ( $W_{eff}$ ), allowing for increased current drivability in the same footprint while maintaining better electrostatics [16]-[18]. To further increase the on current, the researchers designed the FETs with different channel shapes [19] – [21]. The tree-shaped channel geometry has gained much attention in the semiconductor industry, especially among these channel shapes [22]-[24]. As shown in Fig.1, the Tree-shaped NSFET channel combines Nanosheet FET and Fin-FET. The channel is constructed by linking the two nanosheets by an inter-bridge (IB), which is in the shape of a fin to form the Tree-shaped NS-FET.

Without additional space, this inter-bridge provides an extra drive current for the vertically stacked MOSFETs [22]. However, in sub-10 nm devices, the space between the source and channel or the drain and channel is less and suffers from charge-sharing phenomena. SCEs are caused by the rise in the drain potential effect on the channel. Thus, spacers are added, increasing the gate control and the space between the source and drain to lessen the adverse effects. However, spacers raise the series resistance and have an impact on the flow of the carriers, which reduces the  $I_{ON}$ . High- $k$  spacers, which increase  $I_{ON}$ , are presented to address this issue. However, using a high- $k$  spacer introduces several problems, such as gate capacitance associated with the fringe that delays the circuit and forms the traps, which will lower the carrier mobility because of Coulomb scattering. To solve this problem, a dual- $k$  spacer that combines the low- $k$  in the outer region and high- $k$  in the

inner region is introduced. This work investigates the single- $k$  and dual- $k$  spacer effects on the Tree-shaped NSFET.





FIGURE 2. (a) 3D view of Tree-shaped NSFET (b) calibration of NSFET.

## II. DEVICE STRUCTURE AND SIMULATION DETAILS:

Fig. 2(a) shows the 3-D portraits of Tree-shaped NSFET. The interbridge, which acts as a channel, is formed in the NSFET structure to increase channel conduction. The device details of Tree-shaped NSFET are shown in Table I. Gate length ( $L_G$ ), width of Nanosheet  $W_{NS}$ , thickness of Nanosheet  $T_{NS}$ , width of the interbridge ( $W_{IB}$ ), and height of interbridge ( $H_{IB}$ ) are the critical design parameters. The main primary Tree-shaped NSFET parameters,  $L_G$ ,  $W_{NS}$ , and  $T_{NS}$ , are fixed at 12, 25, and 5 nm, respectively. Tree-shaped NSFET's  $W_{IB}$  and  $H_{IB}$  are 5 and 25 nm, respectively, and the channel material used is silicon, the gate oxide consists of a stack of  $\text{SiO}_2$  and  $\text{HfO}_2$  with the effective oxide thickness (EOT) of 0.9 nm, and the single spacer of  $\text{HfO}_2$  is used. The gate's work function ( $\phi_m$ ) is 4.746 eV and the channel doping (n-type) is fixed to  $10^{19}$  to design the Tree-shaped device. The experimental data [30] is calibrated and confirmed to correspond with the simulated data to achieve the device simulations with accuracy, as shown in Fig. 2(b). Figures 3 (a) and 3(b) show the three-dimensional view of a single and dual spacer, respectively. Fig. 3(c) and 3(d) show the two-dimensional view of single and dual spacers. Models like the Slot boom bandgap narrowing model, band-to-band auger model, and many other simulation models are also included. The detailed Tree-shaped NSFET design's fabrication flow is seen in Fig. 4.







FIGURE 4. Fabrication flow of Tee-shaped NSFET.




TABLE I  
DETAILS OF TREE-SHAPED NSFET

Device Parameter	Symbol	TREE-SHAPED NSFET
Length of the gate	$L_G$	12nm
Width of the device	$W_{(NS)}$	15-20nm
Thickness of the device	$T_{(NS)}$	3-5nm
Channel material	-	Silicon
Width of the interbridge	$W_{IB}$	3 – 5 nm
Height of the interbridge	$H_{IB}$	15 – 25 nm
Gate oxide thickness ( $T_{OX}$ )	$SiO_2$	0.6nm
Gate high-(k) dielectric thickness	$HfO_2$	1.7nm
Effective Oxide Thickness	EOT	0.9nm
Gate work function	$\phi_m$	4.76ev
Single-(k) spacer length	-	5nm
Dual-(k) spacer length	-	6nm

### III. ANALYSIS OF RESLUTS:

#### A. ELECTRICAL CHARACTERISTICS OF TREE-SHAPED NSFET:

This section shows the electrical properties of Tree-shaped NSFET and NSFET at the following dimensions:  $L_G = 12\text{ nm}$ ,  $T_{(NS)} = 5\text{ nm}$ ,  $W_{(NS)} = 20\text{ nm}$ ,  $H_{IB} = 15\text{ nm}$ ,  $W_{IB} = 3\text{ nm}$ . Fig. 5 displays the  $I_d - V_g$  characteristics of Tree-shaped NSFET and NSFET. At  $V_{GS} = 0.7\text{ V}$  and  $V_{DS} = 0.7\text{ V}$ , Tree-shaped NSFET has an on current  $I_D$  of  $2.4 \times 10^{-5}\text{ A}$ , OFF current  $I_{OFF}$  of  $1.12 \times 10^{-14}\text{ A}$ , and NSFET has an on current  $I_D$  of  $1.78 \times 10^{-5}\text{ A}$  and OFF current  $I_{OFF}$  of  $1.20 \times 10^{-14}\text{ A}$ . The Tree-shaped NSFET exhibits a higher drive current than the NSFET and almost same off current. The  $I_{on}/I_{off}$  ratio increases by 33% from NSFET to Tree-shaped NSFET.

FIGURE 3. Architecture of Tree-shaped NSFET (a) 3-dimensional view of the single-k spacer, (b) 3-dimensional view of dual-k spacer, (c) 2-dimensional view with single-(k) spacer (d) 2-dimensional view with dual-(k) spacer.




FIGURE 5.  $I_D$  VS  $V_{GS}$  characteristics of NSFET and Tree-shaped NSFET.

The  $I_D$  vs  $V_{GS}$  and  $I_D$  vs  $V_{DS}$  for different  $V_{DS}$  and  $V_{GS}$  are shown in Figures 6(a) and 6(b). Transconductance assesses the device's potential for high-speed circuits. Fig.6(c) displays the quantified change in drain current with a change in the gate voltage, and the expression is given as  $g_m = I_D/V_{GS}$ . The  $g_m$  for the Tree-shaped NSFET is  $3 \times 10^{-4}$  S. To accommodate applications like high frequency, the  $g_m$  peak has to be high at the bias point. The amount of transconductance that can be obtained for each amp of output current is identified as the transconductance generation factor ( $TGF = g_m/I_D$ ). A higher TGF value ensures reduced maximum power dissipation in capacitive load circuits and improved input drivability. A higher TGF value ensures reduced maximum power dissipation in capacitive load circuits and improved input drivability. The TGF obtained for the Tree-shaped NSFET is around  $45 \text{ V}^{-1}$  as shown in Fig.6 (d). Fig.6 (e) shows the output conductance, which shows the change in drain current with the change in Drain voltage  $V_{DS}$  at a  $V_{GS} = 0.7 \text{ V}$ . A lower  $g_{ds}$  is advantageous as it means that the channel control by the drain reduces and lessens the channel length modulation effects, which guarantees the device's suitability for the applications like a constant current source. The saturation region is used for operating the devices in analog circuits. Usually,  $I_D$  operates in the saturation area independent of  $V_{DS}$ . However, because of short-channel behavior,  $V_{DS}$ 's impact on channel electrostatics leads  $I_D$  to vary. Thus, output conductance  $g_{ds}$  is analyzed to determine how much  $I_D$  impacts due to  $V_{DS}$ . The device exhibits decent  $g_{ds}$ .

Additionally, as seen in Fig. 6(f), an increase in  $g_m$  enhances the intrinsic gain of NSFET, which is an important metric for analog circuits. Tree-shaped NSFET has a very good intrinsic gain. Without any parasites, the intrinsic capacitance is the gate to oxide capacitance ( $C_{ox}$ ). Any device's power consumption and dynamic power are determined using the  $C_{ox}$ . Fig. 6(g) illustrates the intrinsic capacitance. A crucial parameter for assessing a device's viability for radio frequency applications is the  $C_{gg}$ , whose fluctuation with  $V_{GS}$  is shown in Fig. 6(h). The sum of the  $C_{gs}$  and  $C_{gd}$  is the total gate capacitance ( $C_{gg}$ ). The Gain

Bandwidth can be evaluated from the below equation (1), and GBW changes with  $V_{GS}$  are shown in Fig. 7(a).

$$GBW \approx \frac{g_m}{2\pi 10(C_{gd})} \quad (1)$$

The device effectiveness for the RF application is greatly influenced by the cutoff frequency ( $f_T$ ). The cutoff frequency can be evaluated from the below equation (2).

$$f_T \approx \frac{g_m}{2\pi(C_{gd} + C_{gs})} \quad (2)$$

The cutoff frequency value is very good for Tree-shaped NSFET as displayed in Fig.7(b), making it more appropriate for RF applications. This is because there has been a substantial increase in  $g_m$  than the decrease in  $C_{gg}$ . The Gain Frequency Product is illustrated in the Fig 7(c). The two main parameters used to assess the short-channel nature of the nano regime are SS and DIBL, which can be obtained using equations 3 and 4.

$$DIBL(mV/V) = \left| \frac{V_{th1} - V_{th2}}{V_{DS1} - V_{DS2}} \right| \quad (3)$$

$$SS = \left[ \frac{\partial \log_{10} I_D}{\partial V_{GS}} \right]^{-1} \quad (4)$$

The device has a very decent subthreshold swing which is 62.9 mV/dec, and a good drain-induced barrier lowering (DIBL), which is advantageous; the Tree-shaped NSFET exhibits excellent performance. Because there is more tunnel space between the source and channel areas, the  $I_{ON}$  performs better in Tree-shaped NSFET [29]. The stacked nanosheets are separated by an interbridge (IB), which acts as a channel that facilitates a larger flow of electrons in that region. The tree-shaped NSFET was found to have a higher  $I_{ON/OFF}$  ratio. Because Tree-shaped NSFET has an  $I_{ON/OFF}$  ratio greater than  $10^9$ , it can be utilized in many applications like digital circuits. The equation 5 represents the proposed device's effective width ( $W_{eff}$ ) [29].

$$W_{eff} = 2n(W_{NS} + T_{NS}) + 2(H_{IB} - W_{IB}) \quad (5)$$

Where n, in this case 2, is the number of NSs. Furthermore, the influence of spacers like single-(k) and dual-(k) on the characteristics of Tree-shaped NSFET are also explored in this paper.




FIGURE 6. (a) The transfer characteristics ( $I_D$ - $V_{GS}$ ) of device at  $V_{DS} = 0.7$  V (b) output characteristics ( $I_D$ - $V_{DS}$ ) (c) Transconductance ( $g_m$ ) (d) Transconductance generation factor (TGF) (e) output conductance ( $g_{ds}$ ) (f) intrinsic gain (g)  $C_{ox}$  (h)  $C_{gd}$  and  $C_{gg}$ .




FIGURE 7. (a) Gain Band Width Product (GBW) (b) Cut-off Frequency ( $f_T$ ) (C) Gain Frequency Product (GFP)

### B. EFFECT OF SPACER MATERIALS ON TREE-SHAPED NSFET:

The study includes various materials for spacers with various dielectric constants ( $k$ ) to examine the effect on device performance. The dielectric constant ( $k$ ) of different single- $k$  spacer materials Air,  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ , and  $\text{HfO}_2$  are 1,3,5,4.9 and 25, respectively. The single- $k$  spacer effect is depicted in Fig. 8(a), and the dual- $k$  spacer is shown in Fig.8(b), which indicates that a rise in the spacer dielectric the leakage current is reduced; usually leakage current is influenced by the electric field across the gate oxide. Increasing the spacer dielectric value can enhance the vertical electric field in the off-state. A higher electric field helps to control the depletion region better, reducing the probability of carriers (electrons or holes) tunneling through the gate oxide. As a result, sub-threshold leakage current tends to decrease. As the spacer dielectric value grows, the drive current ( $I_D$ ) remains nearly constant. However, low- $k$  decreasing performance and employing only high- $k$  will lead to many problems, including formations of the traps and delay of the circuits due to fringe capacitance and will limit the mobility of the carriers. To address the aforementioned problems, a high- $k$  spacer is added in the restricted area close to the gate region where the density of the carriers will be high, and a low- $k$  spacer is introduced in the area left to reduce  $I_{OFF}$ . As a result, dual- $k$  spacers are used. The combinations of Air and  $\text{HfO}_2$ ,  $\text{SiO}_2$  and  $\text{HfO}_2$ ,  $\text{Si}_3\text{N}_4$ , and Air, which are hybrid, and  $\text{Si}_3\text{N}_4$  and  $\text{HfO}_2$  are evaluated in this paper. Table II shows that important metrics like  $I_{ON}$ ,  $I_{OFF}$ ,  $I_{ON/OFF}$ , SS, and DIBL greatly improve as the spacer dielectric value increases. For any spacer combination at  $L_G = 12$  nm, the device displays an  $I_{ON/OFF}$  ratio of more than  $10^8$ , which is suitable for all logic applications. The lowest SS of around 62 mV/dec with dual- $k$  ( $\text{Si}_3\text{N}_4 + \text{HfO}_2$ ) and ( $\text{SiO}_2 + \text{HfO}_2$ ) spacer is possible at 12 nm nanostructure. The  $\text{HfO}_2$  beats other single- $k$  spacers in successfully

managing SCEs and achieves the highest  $I_{ON}/I_{OFF}$  ratio. Furthermore, the dual- $k$  spacers  $\text{Si}_3\text{N}_4 + \text{HfO}_2$  and  $\text{SiO}_2 + \text{HfO}_2$  exhibit higher performance in dual- $k$  spacers with a  $10^9$   $I_{ON}/I_{OFF}$  ratio, lower  $I_{OFF}$ , and basic scaling benefit. The enlargement of fringing fields through the use of spacers is deliberately employed to reduce parasitic bipolar junction transistor (BJT) action and, consequently, lower off-state current. Digital performance is improved by effective use of the high- $k$  ( $\text{HfO}_2$ ) at the inner region in the dual- $k$  ( $\text{Si}_3\text{N}_4 + \text{HfO}_2$ ) and ( $\text{SiO}_2 + \text{HfO}_2$ ) spacer. Additionally, the dual- $k$  ( $\text{Si}_3\text{N}_4 + \text{HfO}_2$ ) spacer reduces direct source to drain tunneling, improving switching ( $I_{ON}/I_{OFF}$ ) and many electrical characteristics at lower technology nodes. To determine the drive current deterioration brought on by trap-assisted recombination, the SRH model incorporates deep-level faults.

Moreover, unlike other dielectric materials,  $\text{TiO}_2$  suffers from various traps. For this reason,  $\text{TiO}_2$  has not been used in experiments as a gate dielectric. High electric field devices lower device dependability. In nanoscale geometric devices, the electric field is typically stronger toward the drain side, which causes the electrons to reach higher energies, known as hot carriers. The impact ionization that these hot carriers produce close to the drain terminal leads to a drain-to-body current. Nonetheless, the suggested device's SOI structure and spacer gap between the drain and gate potential terminals guarantee decreased hot carrier effects, electric field, and leakage currents in the off-state.




FIGURE 8. Effect of (a) single-(k) spacer (b) dual-(k) spacer of Tree shaped-NSFET.

TABLE II  
ELECTRICAL CHARACTERISTICS OF SINGLE-(K) AND DUAL-(K) SPACERS

Single-(k)/dual-(k) spacers	$V_{th}$ at $V_{DS}=0.7V$	$V_{th}$ at $V_{DS}=0.05V$	$DIBL$ (mV/V)	$SS$ (mV/dec)	$I_{ON}(A)$	$I_{OFF}(A)$	$I_{ON/OFF}$
Single-(k)							
Air	0.304	0.312	74	69.5	$3.68 \times 10^{-5}$	$5.31 \times 10^{-13}$	$8.5 \times 10^7$
SiO <sub>2</sub>	0.298	0.340	65.9	67.7	$3.60 \times 10^{-5}$	$3.04 \times 10^{-13}$	$3.40 \times 10^8$
Si <sub>3</sub> N <sub>4</sub>	0.312	0.353	58.16	66.4	$3.68 \times 10^{-5}$	$1.01 \times 10^{-13}$	$3.64 \times 10^8$
HfO <sub>2</sub>	0.370	0.391	41	63	$3.69 \times 10^{-5}$	$1.09 \times 10^{-14}$	$3.3 \times 10^9$
Dual-(k)							
Air + HfO <sub>2</sub>	0.33	0.35	33	65	$4.01 \times 10^{-5}$	$9.26 \times 10^{-14}$	$4.33 \times 10^8$
Hybrid (Si <sub>3</sub> N <sub>4</sub> + Air)	0.349	0.351	52	67	$3.86 \times 10^{-5}$	$4.11 \times 10^{-13}$	$9.39 \times 10^7$
SiO <sub>2</sub> + HfO <sub>2</sub>	0.371	0.387	23	62.1	$3.01 \times 10^{-5}$	$9.80 \times 10^{-15}$	$3.07 \times 10^9$
Si <sub>3</sub> N <sub>4</sub> + HfO <sub>2</sub>	0.382	0.391	38	63	$3.24 \times 10^{-5}$	$8.90 \times 10^{-15}$	$3.64 \times 10^9$




FIGURE 9.  $I_D$ - $V_{GS}$  graph with various (a) interbridge widths (W<sub>IB</sub>) (b) interbridge heights (H<sub>IB</sub>) (c) Gate lengths (L<sub>G</sub>), (d) work function (e) Temperatures.

### C. EFFECT OF SCALING, TEMPERATURE AND WORK FUNCTION:

The impact of IB width (W<sub>IB</sub>) on tree-shaped NSFET is discussed in this subsection. Fig.9 (a) illustrates the interbridge width variation with W<sub>IB</sub> = 3-5 nm in steps of 1 nm at L<sub>G</sub> = 12 nm and height of interbridge H<sub>IB</sub> = 25 nm and it shows the I<sub>D</sub> -V<sub>GS</sub> characteristics for various W<sub>IB</sub>. It is noticed that when the W<sub>IB</sub> rises, the drain current (I<sub>D</sub>) rises monotonically as a result of the rise in the device's effective width (W<sub>eff</sub>). As we increase W<sub>IB</sub> from 3 to 5 nm, I<sub>ON</sub> is seen to improve by a good percentage. In addition, the leakage currents increase as the width of the interbridge (W<sub>IB</sub>) increases. As the interbridge width increases, the rise

in leakage currents will cause the device's OFF currents to grow, resulting in a high I<sub>OFF</sub>.

The impact of IB height (H<sub>IB</sub>) on Tree-shaped NSFET is discussed in this subsection. Fig.9 (b) illustrates the interbridge height variation for tree-shaped NSFET with H<sub>IB</sub> = 15 – 25 nm in steps of 5 nm at L<sub>G</sub> = 12 nm and width of interbridge W<sub>IB</sub> = 5 nm. Compared to H<sub>IB</sub> = 15 and 20 nm, H<sub>IB</sub> = 25 nm provides a greater drive current. The tunneling area has grown, raising the effective width (W<sub>eff</sub>) and boosting the drive current. As H<sub>IB</sub> increases from 15 to 25 nm, I<sub>ON</sub> is seen to improve.

The L<sub>G</sub> fluctuation at V<sub>DS</sub> = 0.7 V and V<sub>GS</sub> = 0.7 V is shown in Fig.9(c). As L<sub>G</sub> increases, the control of the gate



becomes more effective and reduces the leakage current. Due to the decrease in gate length  $L_G$ , the SCEs rise because of the various effects like charge sharing, so the  $I_{OFF}$  rises due to decreased gate power through the channel.

As shown in Fig.9 (d), a rise in the work function causes the leakage current ( $I_{OFF}$ ) to decrease significantly and the  $I_{ON}$  to drop considerably. Increased gate work function ensures better performance of the device when the device is in the off state. Additionally, a rise in the electron tunneling

barrier causes a decrease in the gate-to-source and gate-to-drain extension tunneling in the off-state and a reduction in the gate-to-channel tunneling with the rise in work function [31]. In addition, overall performance of the device increased [34], [35]. According to Fig.9 (e), as temperature rises,  $I_{OFF}$  rises as well, while  $I_{ON}$  varies only slightly. Diffusion current and SRH recombination, two temperature-dependent processes, are responsible for a rise in  $I_{OFF}$  with rising temperatures.

TABLE V  
COMPARISON OF PROPOSED RESULTS WITH EXISTING RESULTS

Device	LG	Work Function (eV)	EOT (nm)/oxide thickness	SS (mV/dec)	ION/OFF
NSFET[32]	16nm	4.456	0.78nm	62.2	3.30 x 10 <sup>7</sup>
JL-NSFET[33]	16nm	4.8	0.7nm	76	1.94 x 10 <sup>7</sup>
Dual(k) Tree shaped NSFET[proposed]	12nm	4.76	0.9nm	62.1	3.64 x 10 <sup>9</sup>

#### IV. CONCLUSION

This study examines Tree-shaped NSFET with a 12 nm gate length that can scale beyond to assess the digital and analog/RF performance parameters. The  $I_{ON}/I_{OFF}$  ratio is high in the proposed Tree-shaped NSFET, making it acceptable for digital applications. The proposed tree-shaped NSFET has better  $I_{ON}$ ,  $I_{OFF}$ ,  $I_{ON}/I_{OFF}$  ratio, transconductance gm, output conductance  $g_{ds}$ , and cut off Frequency  $f_T$ . This paper also analyses the influence of single-(k) and dual-(k) spacers on Tree shaped NSFET. Due to the limited high-(k) usage in the surrounding area of the gate region and the low-(k) in the remaining portion, the spacer with dual-(k) materials performs better than any other spacer dielectric materials at 12 nm gate length. The dual-(k) spacer  $SiO_2+HfO_2$  and  $Si_3N_4+HfO_2$  surpass all previous spacer dielectrics.

#### V. REFERENCES

- [1] S. Sahay and Mamidala Jagadesh Kumar, *Junctionless Field-Effect Transistors*. John Wiley & Sons, 2019.
- [2] G. E. Moore, "Lithography and the future of Moore's Law," in *IEEE Solid-State Circuits Society Newsletter*, vol. 11, no. 3, pp. 37-42, Sept. 2006, doi: 10.1109/N-SSC.2006.4785861.
- [3] R. K. Ratnesh, A. Goel, G. Kaushik, H. Garg, M. Singh, and B. Prasad, "Advancement and challenges in MOSFET scaling," *Mater. Sci. Semicond. Process.*, vol. 134, Nov. 2021, Art. no. 106002, doi: 10.1016/j.mssp.2021.106002
- [4] S. R. Kola, Y. Li and N. Thoti, "Effects of Spacer and Single-Charge Trap on Voltage Transfer Characteristics of Gate-All-Around Silicon Nanowire CMOS Devices and Circuits," 2020 IEEE 20th International Conference on Nanotechnology (IEEE-NANO), Montreal, QC, Canada, 2020, pp. 217-220, doi: 10.1109/NANO47656.2020.9183712.
- [5] N. P. Maity, R. Maity, S. Maity, and S. Baishya, "Comparative analysis of the quantum FinFET and trigate FinFET based on modeling and simulation," *Journal of Computational Electronics*, vol. 18, no. 2, pp. 492-499, Jan. 2019, doi: https://doi.org/10.1007/s10825-018-01294-z.
- [6] R. R. Das, S. Maity, D. Muchahary, and C. T. Bhunia, "Temperature dependent study of Fin-FET drain current through optimization of controlling gate parameters and dielectric material," *Superlattices and Microstructures*, vol. 103, pp. 262-269, Mar. 2017, doi: https://doi.org/10.1016/j.spmi.2017.01.041.
- [7] Rinku Rani Das, A. Chowdhury, A. Chakraborty, and Santanu Maity, "Impact of stress effect on triple material gate step-FinFET with DC and AC analysis," *Microsystem Technologies*, vol. 26, no. 6, pp. 1813-1821, Dec. 2019, doi: https://doi.org/10.1007/s00542-019-04727-2.
- [8] R. R. Das, S. Maity, A. Chowdhury, and A. Chakraborty, "RF/Analog performance of GaAs Multi-Fin FinFET with stress effect," *Microelectronics Journal*, vol. 117, p. 105267, Nov. 2021, doi: https://doi.org/10.1016/j.mejo.2021.105267.
- [9] D. Nagy, G. Espiñeira, G. Indalecio, A. J. García-Loureiro, K. Kalna and N. Seoane, "Benchmarking of FinFET, Nanosheet, and Nanowire FET Architectures for Future Technology Nodes," in *IEEE Access*, vol. 8, pp. 53196-53202, 2020, doi: 10.1109/ACCESS.2020.2980925.
- [10] N. Seoane, J. G. Fernandez, K. Kalna, E. Comesana, and A. Garcia-Loureiro, "Simulations of statistical variability in n-Type FinFET, nanowire, and nanosheet FETs," *IEEE Electron Device Lett.*, vol. 42, no. 10, pp. 1416-1419, Oct. 2021, doi: 10.1109/LED.2021.3109586.
- [11] D. Ryu, M. Kim, J. Yu, S. Kim, J.-H. Lee, and B.-G. Park, "Investigation of sidewall high-k interfacial layer effect in gate-all-around structure," *IEEE Trans. Electron Devices*, vol. 67, no. 4, pp. 1859-1863, Apr. 2020, doi: 10.1109/TED.2020.2975255
- [12] S. R. Kola, Y. Li, and N. Thoti, "Effects of a dual spacer on electrical characteristics and random telegraph noise of gate-all-around silicon nanowire p-type metal-oxide-semiconductor field-effect transistors," *Jpn. J. Appl. Phys.*, vol. 59, no. SGG402, pp. 1-5, 2020, doi: 10.7567/1347-4065/ab5b7c
- [13] D. Nagy, G. Indalecio, A. J. García-Loureiro, M. A. Elmessary, K. Kalna, and N. Seoane, "Metal grain granularity study on a gate all-around nanowire fet," *IEEE Trans. Electron Devices*, vol. 64, no. 12, pp. 5263-5269, Dec. 2017, doi: 10.1109/TED.2017.2764544.
- [14] Y. Su, J. Lai, and L. Sun, "Investigation of self-heating effects in vacuum gate dielectric gate-all-around vertically stacked silicon nanowire field effect transistors," *IEEE Trans. Electron Devices*, vol. 67, no. 10, pp. 4085-4091, Oct. 2020, doi: 10.1109/TED.2020.3017452.
- [15] Liu, Mingshan, Dong Yang, Alexander Shkurmanov, Jin Hee Bae, Viktoria Schlykova, Jean-Michel Hartmann, Zoran Ikonc et al. "Epitaxial GeSn/Ge vertical nanowires for p-type field-effect

- transistors with enhanced performance." *ACS Applied Nano Materials* 4, no. 1 (2020): 94–101.
- [16] D. Jang *et al.*, "Device exploration of nanosheet transistors for sub-7-nm technology node," *IEEE Trans. Electron Devices*, vol. 64, no. 6, pp. 2707–2713, Jun. 2017, doi: [10.1109/TEDE.2017.2695455](https://doi.org/10.1109/TEDE.2017.2695455).
- [17] R. Singh, A. Gupta, C. Gupta, A. K. Bansal, T. B. Hook, and A. Dixit, "Analytical modeling of parasitic capacitance in inserted-oxide Fin-FETs," *IEEE Trans. Electron Devices*, vol. 64, no. 12, pp. 5274–5278, Dec. 2017, doi: [10.1109/TEDE.2017.2761984](https://doi.org/10.1109/TEDE.2017.2761984).
- [18] D. Nagy, G. Indalecio, A. J. Garcia-Loureiro, M. A. Elmessary, K. Kalna and N. Seoane, "FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability," in *IEEE Journal of the Electron Devices Society*, vol. 6, pp. 332–340, 2018, doi: [10.1109/JEDS.2018.2804383](https://doi.org/10.1109/JEDS.2018.2804383).
- [19] W. Lu, P. Xie, and C. M. Lieber, "Nanowire transistor performance limits and applications," *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 2859–2876, Nov. 2008, doi: [10.1109/TEDE.2008.2005158](https://doi.org/10.1109/TEDE.2008.2005158).
- [20] V. B. Sreenivasulu and V. Narendar, "Characterization and optimization of junctionless gate-all-around vertically stacked nanowire FETs for sub-5 nm technology nodes," *Microelectronics Journal*, vol. 116, p. 105214, Oct. 2021, doi: <https://doi.org/10.1016/j.mejo.2021.105214>.
- [21] N. Seoane, J. G. Fernandez, K. Kalna, E. Comesana, and A. GarciaLoureiro, "Simulations of statistical variability in ntype FinFET, nanowire, and nanosheet FETs," *IEEE Electron Device Lett.*, vol. 42, no. 10, pp. 1416–1419, Oct. 2021, doi: [10.1109/LED.2021.3109586](https://doi.org/10.1109/LED.2021.3109586).
- [22] D. Jang, S.-G. Jung, S.-J. Min, and H.-Y. Yu, "Electrothermal characterization and optimization of monolithic 3D complementary FET (CFET)," *IEEE Access*, vol. 9, pp. 158116–158121, 2021, doi: [10.1109/ACCESS.2021.3130654](https://doi.org/10.1109/ACCESS.2021.3130654).
- [23] R. Xie, J. Frougier, Y. Qi, N. G. Cave, E. J. Nowak, and A. Knorr, "Transistors with H-shaped or U-shaped channels and method for forming the same," U.S. Patent 10 381 459 B2, Aug. 13, 2019.
- [24] C. Zhang, K. Cheng, T. Yamashita, X. Miao, and W. Xu, "H-shaped VFET with increased current drivability," U.S. Patent 10 340 364 B2, Jul. 2, 2019.
- [25] F.-L. Lu, C.-C. Chung, Y.-J. Peng, and C.-W. Liu, "Semiconductor device and manufacturing method thereof," U.S. Patent 10 535 737, Jun. 9, 2020.
- [26] H.-Y. Ye and C. W. Liu, "On-current enhancement in TreeFET by combining vertically stacked nanosheets and interbridges," *IEEE Electron Device Lett.*, vol. 41, no. 9, pp. 1292–1295, Sep. 2020, doi: [10.1109/LED.2020.3010240](https://doi.org/10.1109/LED.2020.3010240).
- [27] C.-T. Tu *et al.*, "Experimental demonstration of TreeFETs combining stacked nanosheets and low doping interbridges by epitaxy and wet etching," *IEEE Electron Device Lett.*, vol. 43, no. 5, pp. 682–685, May 2022, doi: [10.1109/LED.2022.3159268](https://doi.org/10.1109/LED.2022.3159268).
- [28] Y. Sun, X. Li, Z. Liu, Y. Liu, X. Li, and Y. Shi, "Vertically stacked nanosheets tree-type reconfigurable transistor with improved ON-current," *IEEE Trans. Electron Devices*, vol. 69, no. 1, pp. 370–374, Jan. 2022, doi: [10.1109/TEDE.2021.3126266](https://doi.org/10.1109/TEDE.2021.3126266).
- [29] S. Valasa, S. Tayal and L. R. Thoutam, "An Intensive Study of Tree-Shaped JL-NSFET: Digital and Analog/RF Perspective," in *IEEE Transactions on Electron Devices*, vol. 69, no. 12, pp. 6561–6568, Dec. 2022, doi: [10.1109/TEDE.2022.3216821](https://doi.org/10.1109/TEDE.2022.3216821).
- [30] N. Loubet *et al.*, "Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET," in *Proc. Symp. VLSI Technol.*, Kyoto, Japan, Jun. 2017, pp. T230–T231, doi: [10.23919/VLSIT.2017.7998183](https://doi.org/10.23919/VLSIT.2017.7998183).
- [31] Y. T. Hou, M. F. Li, T. Low and D. L. Kwong, "Impact of metal gate work function on gate leakage of MOSFETs," *International Semiconductor Device Research Symposium*, 2003, Washington, DC, USA, 2003, pp. 154–155, doi: [10.1109/ISDRS.2003.1272039](https://doi.org/10.1109/ISDRS.2003.1272039).
- [32] V. B. Sreenivasulu and V. Narendar, "Design Insights of Nanosheet FET and CMOS Circuit Applications at 5-nm Technology Node," *IEEE Transactions on Electron Devices*, vol. 69, no. 8, pp. 4115–4122, Aug. 2022, doi: [10.1109/TEDE.2022.3181575](https://doi.org/10.1109/TEDE.2022.3181575).
- [33] V. B. Sreenivasulu and V. Narendar, "Design and Temperature Assessment of Junctionless Nanosheet FET for Nanoscale Applications," *Silicon*, vol. 14, no. 8, pp. 3823–3834, May 2021, doi: <https://doi.org/10.1007/s12633-021-01145-w>.
- [34] V. B. Sreenivasulu, A. K. Neelam, A. K. Panigrahy, L. Vakkalakula, J. Singh and S. G. Singh, "Benchmarking of Multi-Bridge-Channel FETs Toward Analog and Mixed-Mode Circuit Applications," in *IEEE Access*, vol. 12, pp. 7531–7539, 2024, doi: [10.1109/ACCESS.2024.3350779](https://doi.org/10.1109/ACCESS.2024.3350779).
- [35] Amani, M., Panigrahy, A.K., Choubey, A. *et al.* Design and Comparative Analysis of FD-SOI FinFET with Dual-dielectric Spacers for High Speed Switching Applications. *Silicon* 16, 1525–1534 (2024). <https://doi.org/10.1007/s12633-023-02767-y>.



**UMMADISETTI GOWTHAMI** received the B.Tech. degree in electronics and communication engineering and the M.Tech. degree in VLSI in VIT-AP University in 2017 and 2021, respectively. She is currently pursuing her PhD in SRM-AP University in VLSI, her research interests are designing of nano scale devices like Nanosheet FETs, Tree-shaped NSFETs and their applications.



**ASISA KUMAR PANIGRAHY** received a Ph.D. degree in Electrical Engineering Department with a specialization in Microelectronics & VLSI from the Indian Institute of Technology Hyderabad in 2017, M.Tech. Degree in VLSI & Embedded System Design from B.P.U.T., Rourkela, Odisha in 2012, and a B.Tech. Degree in Electronics and Communication Engineering from the National Institute of Science and Technology, Berhampur, Odisha, in 2010. Currently, Dr. Panigrahy is an Associate Professor and Head of the Department of Electronics and Communication Engineering, ICFAI Foundation for Higher Education Hyderabad, India. He received the Gandhian Young Technological Innovation Award for the research work "A Low-Cost Disposable Microfluidic Biochip for Malaria Diagnosis" from the Honorable President of India, Shri Ram Nath Kovind Ji, at Rhastrapati Bhavan, on 19th March 2018. He received the Distinguished Japanese Society for the Promotion of Science (JSPS) award Prof. T Suga from the University of Tokyo, Japan, as an invited speaker in 2017.

Dr. Panigrahy received the Excellence in Research Award from the Director of the Indian Institute of Technology Hyderabad during the foundation day of the Institute in the years 2015 and 2016. He received DST Young Scientist award by the Department of Science and Technology, Govt. of India, in 2016. In 2016, the CSIR, Government of India, presented him with the CSIR Young Scientist Award. His areas of interest in research include vertical IC (3D IC) integration, semiconductor device simulations and modeling, and sensors based on micro-nano materials. Currently, he is handling a research project funded by BIRAC, Govt. of India. He is an Academic Editorial Board Member of the *Journal of Nanomaterials of Hindawi*. He has authored over 50 peer-reviewed, SCI-indexed papers in prestigious publications, including *IEEE*, *Elsevier*, *Springer*, etc.



**Shobha Rani Depura** received her B.E degree in Electrical and Electronics Engineering from Jawaharlal Nehru Technology University, Hyderabad, and M.Tech. degree in Power System from Sri Venkateswara University Tirupathi, India. Dr. Shobha has completed her Ph.D. degree at Sri Venkateswara University, Tirupathi. Currently she is working as a Professor in the department of Electrical and Electronics Engineering at Institute of

Aeronautical Engineering, Hyderabad, India. Her areas of interest include control systems and application of power Systems and Power electronics.



**Muralidhar Nayak Bhukya** received his B.Tech. degree in Electrical and Electronics Engineering and M.Tech. degree in Power Electronics in 2008 and 2013 respectively from Jawaharlal Nehru Technological University, Hyderabad, India. Dr. Muralidhar was born in the year 1987, Andhra Pradesh, India. He made his Ph.D. degree in Electrical and Electronics Engineering from JNT University, Kakinada. This author became a Member (M) of IEEE in 2017. His areas of

interest include control systems, special machines and application of power electronics in renewable energy systems. Dr. Muralidhar is current working as Assistant Professor in the department of Electrical Engineering, School of Engineering & Technology, Central University of Haryana, India – 123031.



**V BHARATH SREENIVASULU** (Member, IEEE) received the B. Tech degree in Electronics and Communication Engineering and the M. Tech degree in VLSI and Embedded Systems from Jawaharlal Nehru Technological University Anantapur, Andhra Pradesh, India, in 2013 and 2016, respectively. He received his Ph.D. degree from the National Institute of Technology (NIT) Warangal, Warangal, India, in 2022. He worked as a postdoctoral research associate at the Indian Institute of Technology (IIT) Patna,

Patna, India in 2023. He has published several peer-reviewed articles on topics like tri-gate FET, FinFET, multi-fin FET, nanowire, nanosheet, and novel structures for CMOS circuit applications. Some of his works are recognized as the most popular and top-cited list of articles in the IEEE Transactions on Electron Devices, Microelectronics Journal, and International Journal of RF and Microwave Computer-aided Engineering. His current research interests include the design of novel device architectures and circuits for sub-5-nm technology regimes, compact modeling, artificial neural networks, and neuromorphic computing approaches for semiconductor devices.



**M. DURGA PRAKASH** is a Professor (Assistant) at SRM University-AP, Andhra Pradesh. Dr. Durga has attained his doctorate degree (Microelectronics and VLSI in the Dept. of EE) from IIT Hyderabad. He has successfully completed two research projects from DST-SERB, Govt. of India with a founded amount >50 Lacks. He has about 50 plus publications in renowned International

Journals and fully refereed International Conferences with experience of 15 years. He has filed and published two patents. Prakash has supervised 3 Ph.D. and 15 PG students. His main areas of research are Micro/Nano

Electronics, Biosensors, VLSI circuits and MEMS/NEMS. Dr. Durga Prakash is a Senior Member of IEEE.