

Date of publication xxxx 00, 0000, date of current version xxxx 00, 0000.

Digital Object Identifier 10.1109/ACCESS.2022.Doi Number

# Spacer Dielectric Analysis of Multi-Channel Nanosheet FET for Nanoscale Applications

‡Asisa Kumar Panigrahy<sup>1,\*</sup>, †Veera Venkata Sai Amudalapalli<sup>2</sup>, Depuru Shobha Rani<sup>3</sup>, (Member, IEEE), Muralidhar Nayak Bhukya<sup>4</sup>, (Member, IEEE), Hima Bindu Valiveti<sup>2</sup>, (Senior Member, IEEE), Vakkalakula Bharath Sreenivasulu<sup>5</sup>, (Member, IEEE), and Raghunandan Swain<sup>6</sup>, (Senior Member, IEEE)

<sup>1</sup>Department of ECE, Faculty of science and technology (Icfaitech), ICFAI Foundation for Higher Education Hyderabad-501203, Telangana INDIA

<sup>2</sup>Department of ECE, GRIET Hyderabad-500090, Telangana, INDIA

<sup>3</sup>Department of Electrical and Electronics Engineering, Institute of Aeronautical Engineering, Hyderabad- 500043, Telangana, INDIA

<sup>4</sup>Department of Electrical Engineering, School of Engineering and Technology, Central University of Haryana- 123031, Haryana, INDIA

<sup>5</sup>School of Electronic and Communication Engineering, REVA University, Bangalore- 560064, Karnataka INDIA

<sup>6</sup>Department of ETC, Parala Maharaja Engineering College, Berhampur, Odisha – 761003, INDIA

‡These authors contributed equally.

\*Corresponding author: Asisa Kumar Panigrahy (e-mail: asisa@ifheindia.org).

**ABSTRACT** This work investigates the effect of single and dual- $k$  spacer materials consisting of different dielectric constants ( $k$ ) in optimized nano-channel gate-stack nanosheet (NS-FET) employing hafnium oxide and silicon dioxide as gate insulator to improve its sub-threshold performance. The effect of the external low- $k$  spacer modification in the dual- $k$  spacer has been shown by adjusting the inner high- $k$  spacer. The drain-induced barrier lowering (DIBL) in this modification with dual- $k$  spacer is 14 mV/V, which is a significant improvement above single spacer NS-FET. The Visual TCAD 3D Cogenda tool is used to examine the performance of the developed NS-FET with air, single, dual- $k$ , and hybrid spacers. The CADENCE platform is used to perform circuit aspects. Additionally, a comparison of the device architecture's performance study with respect to DC characteristics is made. DC parameters of the proposed device are established:  $I_{ON}$  to  $I_{OFF}$  ratio of approximately  $10^5$ , DIBL of approximately 14 mV/V, sub-threshold swing (SS) of approximately 62 mV/dec, and low threshold voltage ( $V_{th}$ ) of 0.38 V. The analysis on power consumption for advanced NS-FET is also analyzed with single- $k$  and dual- $k$  spacers. The performance of single- $k$  and dual- $k$  spacer dielectric variation for CMOS inverter is also shown. Furthermore, low power consumption by this NS-FET ensures improved device performance suitable for nanoscale semiconductor industries.

**INDEX TERMS** CMOS Inverter, DIBL, Dielectric Material, Gate-all-round (GAA), Power Consumption, Nanosheet (NS) FET, Silicon on Insulator (SOI).

## I. INTRODUCTION

According to technical advancements, when an electronic gadget gets smaller, its complexity rises, and its performance improves. The development of transistors towards nanometer technology has improved its working performance while maintaining the benefit of mobility at smaller dimensions. As per the International Road map for Devices and Systems (IRDS), devices close to the nanometer range are most appropriate for low-power as well as high frequency applications [1].

The FinFETs have developed vastly during the past decade as transistor size has drastically decreased. Considering their height/width ratio, FinFETs may operate efficiently on nanometer technologies ranging from below

32 nm to 10 nm [2]. FinFET is a multigate device that uses dual or multi-gates wrapped around the channel on a substrate to reduce short-channel effects (SCE) and provide better control on an electrostatic channel. FinFETs are particularly suitable for low-power integrated circuits. Furthermore, FinFETs demonstrate a notable proficiency in promoting vertical tunneling as opposed to corner tunneling. This achievement is attributed to the integration of a vertical-tunnel FET designed with negative capacitance. Since of its creative design, the transistor switch operates more efficiently since it creates a powerful vertical electric field [3].

Tri-gate construction is used to enclose all the three sides of the channel. FinFETs still have a variety of design, device performance, structural, and cost-effectiveness

issues that hinder further scaling down despite this advancement [4]. Fin architectures must be able to maintain optimal performance even when device dimensions are reduced. Furthermore, SCEs can be restricted by having a robust channel control structure regulating the channel from all directions, which is essential for technology nodes smaller than 10 nm.

The potential of gate-all-around (GAA) NS-FET is greater when compared to current FinFET technology due to better gate controllability [5]. While scaling is continuous, the gate is enclosed by the channel from all sides. The most suitable alternatives to update FinFET in the sub-10-nm zone are GAA devices like nanowires and nano-sheets. SOI technology involves an insulator substrate like SiO<sub>2</sub> (silicon dioxide) being coated by a thin layer of active region [6]. FDSOI technology is best used in enhanced versions of next-generation wireless applications operating at high frequency and low power [7]. Junctionless transistors (JLTs) can be designed with nano-sheet devices in mind by guaranteeing consistent doping in the channel material, which prevents the formation of junctions between the drain/source and channel [8]. Eunseon *et. al.* highlighted that adopting inverted-T Bulk FinFET technology has various benefits, including lower wafer costs, reduced occurrence of defects, and ineffective change in thermal energy [9]. However, there may be an issue with the substrate leaking hindrance. By combining two gate insulators above an un-doped substrate, gate-stack technology may significantly reduce leakage. Chiang *et. al.* inferred that the investigations on JLT technology can boost the ON current ( $I_{ON}$ ) as it has a larger channel volume, broader width of the Fin, and low thickness [10].

The single, dual, or GAA FET, lightly doped drain (LDD) implantation, designed gate, or bulk FET are employed in the existing literature. Every method that has been developed has improved switching times between devices or SS. The authors of this work tackled the difficulties by designing a Junctionless NS gate-stack SOI FinFET and evaluating its performance on spacer regions using a variety of dielectric materials, highlighting the shortcomings of current technologies in terms of practicality and dependability.

The proposed device structure, physical model description, simulation result calibration, and possible fabrication steps to realize the device are explained in section II. The DC analysis results are demonstrated and the physics behind it are discussed in section III. The power analysis and circuit performance are presented in section IV and section V respectively. Finally, concluding remarks on the manuscript are given in Section VI.

## II. DEVICE STRUCTURES AND SIMULATION METHOD

The three-dimensional (3D) device structure of the NS-FET is based on 10 nm technology node [11]-[14]. Fig. 1 depicts the front and side view of the device wherein the

NS-FET is designed with gate length, fin width, and channel height of 10 nm each. NS-FET is designed to have two channels with 15 nm channel spacing on both sides. The device parameters are presented in Table I.

The FinFET is implemented with two evenly doped channels with donor doping concentrations of  $10^{18}$  cm<sup>-3</sup>. Both Source and Drain have a consistent donor doping level of  $10^{20}$  cm<sup>-3</sup>. The Gate contact is made of polysilicon with a work function of 4.5 eV. HfO<sub>2</sub> and SiO<sub>2</sub> are used to make the FinFET gate oxide [6], [15]. As the dimensions of transistors shrink, the gate oxide thickness also needs to decrease to maintain proper control over the channel. The trend of reducing the gate oxide thickness in traditional SiO<sub>2</sub>-based devices increases gate leakage and power consumption. High-*k* dielectric material is used for this purpose along with SiO<sub>2</sub>. The channel is insulated using low- and high-*k* materials with a total thickness of 2 nm. This inhibits the gate current from evading into the channel and ensures insulator sealing. The device functions more efficiently when a dielectric material is placed in between the channel's source and drain [11].

The source and drain are directly connected to the gate for creating an NS-FET, as shown in Fig. 1. Insulators are used in the spacing area to reduce parasitic capacitance, which increases resistance. To achieve this, single and dual dielectric spacer materials are used to fill the region created between the gate and source/drain [16-18]. These regions contribute to reducing SCE and improving device performance. The spacing area can be deposited with a low *k* dielectric material like air and SiO<sub>2</sub> as shown in Fig. 1(a) and 1(b). The dual-spacer arrangement of high and low dielectric materials in the spacer region can be observed in Fig. 1(c) and 1(d). The length and width of each side are 15 nm and 20 nm respectively in a single spacer arrangement. In the dual spacer case, a high-*k*, and low-*k* insulator combination of length 5 nm adjacent to the gate and 10 nm adjacent to the source/drain region are considered respectively with a width of 20 nm [19]. The Cogenda Visual TCAD device simulator was used to simulate these devices [20]. The Lombardi mobility model, Shockley-Read-Hall (SRH), and Auger recombination models are all used in the simulation to represent minority carrier recombination. Additionally, the simulation uses the QDDM model from Visual TCAD, which will consider the quantum effects at lower nodes.

The physical models are determined upon calibration of simulation results obtained from transfer characteristics with experimental results [14]. The calibrated transfer characteristics obtained by normalizing  $I_{DS}$  with  $W_{fin}$  are demonstrated in Fig. 2, demonstrating an excellent match and justifies the consideration of appropriate physical models during TCAD simulation.

TABLE I  
10 NM TECHNOLOGY: NS-FET AND FINFET DIMENSIONS

Region	Dimension	
	NS-FET designed in this work	Fin FET considered for comparison [11]
Gate length	10 nm	10 nm
Gate Oxide thickness (High- <i>k</i> )	1 nm	3 nm
Gate Oxide thickness (Low- <i>k</i> )	1 nm	0.5 nm
Spacing Oxide (Low- <i>k</i> )	10 nm	7 nm
Spacing Oxide (High- <i>k</i> )	5 nm	2 nm
EOT	0.75 nm	0.75 nm
S/D doping concentration	$1 \times 10^{20} / \text{cm}^3$	$1 \times 10^{19} / \text{cm}^3$
Fin Pitch	20 nm	-
Channel height	10 nm	30 nm
Channel width	30 nm	10 nm
Work function	4.5eV	4.8eV
BOX	45 nm	50 nm




FIGURE 1. Front view of 10 nm NS-FET structure with (a) air (b) SiO<sub>2</sub> (c) Nitride+HfO<sub>2</sub> (d) HfO<sub>2</sub>+SiO<sub>2</sub> spacer material (e) Side view of proposed NS-FET structure.

### III. RESULTS AND DISCUSSION

The global temperature of operation of NS-FET is set at 300K. Fig. 4 shows the distribution of surface potential of the devised NS-FET at  $V_{GS} = 0.7V$ ,  $V_{DS} = 0.75V$ , and doping of

$10^{18} \text{ cm}^{-3}$ . The application of  $V_{DS}$  left little potential in the channel and source regions while producing a highly concentrated potential on the drain side. The source and drain areas of the NS-FET donor distributions are heavily doped.

The channel region is also doped with donor dopant, as shown in Fig. 4.




FIGURE 2. Calibration of simulated transfer characteristics with experimental results [14].




FIGURE 3. Potential distribution/ Potential difference of NS-FET at  $V_{GS} = 0.7V$ ,  $V_{DS} = 0.75V$ .




FIGURE 4. Doping Concentration ( $N_d$ ) of Two-channel NS-FET.

The drain current is considered in Fig. 5 to illustrate the transfer characteristics in linear and logarithmic scales. For estimating the device's performance, the calculation of variables such as  $V_{th}$ ,  $I_{ON}/I_{OFF}$  ratio, SS, and DIBL are crucial. For air,  $SiO_2$ ,  $HfO_2+SiO_2$ , and  $HfO_2$ +nitride, the transfer characteristics are demonstrated. A crucial metric for evaluating the electrical performance of FET devices is the ratio of  $I_{ON}$  to  $I_{OFF}$ . The  $I_{ON}$  stands for the ON-state current

and measures the device's ability to handle power when the FET is turned on. The  $I_{OFF}$ , on the other hand, depicts off-state current and shows how well FETs work to block current while it is in OFF condition. The on current, off current, and their ratio can be used to determine the switching characteristics and power efficiency of the device [3]. The ON and OFF currents and their ratio for the 10 nm NS-FET and FinFET technologies are shown and compared in Tables II and III, respectively. The values listed here represent different dielectric materials utilized to fill the voids.




FIGURE 5. Transfer characteristics of the proposed NS-FET with single- $k$  and dual- $k$  spaces in linear and logarithmic scale.




FIGURE 6. The Comparison of  $I_{ON}/I_{OFF}$  ratio for the NS-FET and FinFET with single- $k$  and dual- $k$  spacers.

TABLE II  
ON AND OFF CURRENT ANALYSIS FOR VARYING SPACER MATERIALS: NS-FET TECHNOLOGY

Spacer Material	NS-FET $I_{ON}/I_{OFF}$ Ratio	NS-FET $I_{ON}$ current (A)	NS-FET $I_{OFF}$ current (A)
Air	3.74E+04	1.11E-07	2.97E-12
$SiO_2$	5.12E+04	1.04E-07	2.03E-12
Nitride+ $HfO_2$	1.38E+05	1.27E-07	0.919E-12
$HfO_2+SiO_2$	1.06E+05	1.15E-07	1.09E-12

TABLE III

ON AND OFF CURRENT ANALYSIS FOR VARYING SPACER MATERIALS:  
FINFET TECHNOLOGY [11]

Spacer Material	FinFET $I_{ON}/I_{OFF}$ Ratio	FinFET $I_{ON}$ current (A)	FinFET $I_{OFF}$ current (A)
Air	3.31E+04	8.08E-5	2.44E-9
SiO <sub>2</sub>	1.35E+05	8.10E-5	5.98E-10
Nitride+HfO <sub>2</sub>	1.30E+04	8.13E-5	6.24E-10
HfO <sub>2</sub> +SiO <sub>2</sub>	8.81E+05	8.14E-5	9.24E-11

All the NS-FETs with different spacers have  $I_{ON}$  and  $I_{OFF}$  currents in the range of  $10^{-7}$  and  $10^{-12}$ , respectively. FinFETs with different spacers have  $I_{ON}$  and  $I_{OFF}$  currents ranging from  $10^{-5}$  to  $10^{-11}$ . In contrast, NS-FET for single- $k$  spacer outperforms FinFET regarding  $I_{ON}/I_{OFF}$  ratio calculation, improving by 10.55% for air and 73.5% for SiO<sub>2</sub>. Fig. 6 compares  $I_{ON}/I_{OFF}$  ratio for the NS-FET and FinFET with single- $k$  and dual- $k$  spacers.




FIGURE 7. The threshold voltage of 10 nm node NS-FET and FinFET with different spacers.

It is necessary to decrease the  $V_{th}$  of NS devices to maintain satisfactory performance. It has been demonstrated that the NS-FET device can operate at a lower gate voltage by lowering  $V_{th}$ . As a result, the gate oxide layer experiences less electrical stress. This not only leads to lower power consumption but also improves the switching speed of the device [21]. Fig. 7, along with Table IV, demonstrates the threshold voltage for NS-FET and FinFET devices using single and dual- $k$  dielectric materials.

The DIBL and SS are crucial short-channel parameters that determine the performance of devices. In these devices, drain potential has a significant influence on the energy band diagram in the channel region [18]. The drain bias unintentionally lowers the barrier between the source and drain, resulting in a subthreshold current, and the effect is commonly referred to as DIBL. DIBL and SS can be expressed through (1) and (2) respectively [2]. Table V depicts the DIBL values of NS-FET and FinFET for various spacer materials.

$$DIBL (mV/V) = \frac{V_{th1} - V_{th2}}{V_{DS1} - V_{DS2}} \quad (1)$$

$$SS (mV/dec) = \left[ \frac{\partial \log_{10}(I_{DS})}{\partial V_{gs}} \right]^{-1} \quad (2)$$

TABLE IV  
THRESHOLD VOLTAGE FOR NS-FET AND FINFET FOR VARYING SPACER MATERIALS

Spaces Material	NS-FET ( $V_{th}$ ) in volts	FinFET ( $V_{th}$ ) in volts
Air	0.35	0.145
SiO <sub>2</sub>	0.36	0.175
Nitride+HfO <sub>2</sub>	0.38	0.235
HfO <sub>2</sub> +SiO <sub>2</sub>	0.37	0.225

TABLE V  
DIBL FOR NS-FET AND FINFET WITH VARYING SPACER MATERIALS

Spaces Material	NS-FET DIBL (mV/V)	FinFET DIBL (mV/V) [11]
Air	42	121.1
SiO <sub>2</sub>	40	98.48
Nitride+HfO <sub>2</sub>	14	75.75
HfO <sub>2</sub> +SiO <sub>2</sub>	14	83.33




FIGURE 8. DIBL of NS-FET and FinFET for 10 nm technology node.

TABLE VI  
SS FOR NS-FET AND FINFET WITH VARYING SPACER MATERIALS

Spaces Material	SS in NS-FET (mV/dec)	SS in FinFET (mV/dec)
Air	67	70.63
SiO <sub>2</sub>	65	65.6
Nitride+HfO <sub>2</sub>	62	62.01
HfO <sub>2</sub> +SiO <sub>2</sub>	61.2	62.86

$V_{th1}$  at  $V_{DS1} = 0.75V$  (high drain voltage) and  $V_{th2}$  at  $V_{DS2} = 0.04V$  (low drain voltage) are vital parameters required while calculating the DIBL as indicated in (1). DIBL in case of FinFET with Air spacer (single- $k$ ) is measured to be 121.21 mV/V, and this value decreased by 65.34% to 42 mV/V in the case of NS-FET. Similarly, the DIBL value for FinFET with SiO<sub>2</sub> spacer (single- $k$ ) is 98.48 mV/V, decreasing by 59.37% to 40 mV/V with NS-FET. For FinFET with Nitride+HfO<sub>2</sub> spacer layers (dual- $k$ ), the DIBL value is 75.75 mV/V, and it is decreased by 81.43% to 14 mV/V with NS-FET. Lastly, the DIBL value for FinFET with HfO<sub>2</sub>+SiO<sub>2</sub> spacers (dual- $k$ ) is 83.33 mV/V, and it is decreased by 83.19% to 14 mV/V with NS-FET, as shown in Table V and Fig. 8.

The subthreshold swing is a parameter claiming to improve when the short channel effects in the device are low [2]. The SS value obtained in NS-FET is 67 mV/dec witnessing an improvement of 5.28% compared to the single-*k* (air) FinFET. Compared to NS-FET, the SS has improved by 0.92% for the spacer material SiO<sub>2</sub>. Likewise, as mentioned in Table VI and illustrated in Fig. 9, the SS for dual-*k* (Nitride+HfO<sub>2</sub>) for either of the devices remained unaltered but displayed an improvement in SS compared to the former materials. Similar improvement can be seen in dual-*k* (HfO<sub>2</sub>+SiO<sub>2</sub>), where the SS almost meets its ideal value of 60mV/Dec [3]. The dielectric fringing fields reduce leakages as spacer materials change from air to low-*k* to high-*k*. This lowers the SCEs and thus enhances the device's SS and DIBL characteristics. NS-FET, built with the concept of multiple channels, gathers an advantage when compared to FinFET in improving the SS and DIBL.




FIGURE 9. SS of NS-FET and FinFET for 10 nm technology.

TABLE VII  
PERFORMANCE COMPARISON

Devices	V <sub>th</sub> (V)	I <sub>ON</sub> /I <sub>OFF</sub> Ratio	SS in (mV/dec)	DIBL (mV/V)
NS-FET with spacers HfO <sub>2</sub> +SiO <sub>2</sub>	0.37	1.2E5	61.2	14
NS-FET with spacers Nitride+HfO <sub>2</sub>	0.38	1.1E6	62	14
JL NS-FET [22]	0.38	3.54E7	63.7	51.55
INV NS-FET [23]	0.38	5.03E7	61.48	34.29
Multi-Channel-Multi-Gate-Based Junction-less FET [24]	0.86	9.6E12	61.51	22
Heterojunction Si <sub>1-x</sub> Ge <sub>x</sub> FinFET [25]	0.86	4.5E12	58.67	52.37

Additionally, Table VII contrasts the DC characteristics of the proposed NS FETs with those of the Junction-less NSFET, the Heterojunction Si<sub>1-x</sub>Ge<sub>x</sub> FinFET, and the Multi-Channel-Multi-Gate-Based Junction-less Field Effect Transistor that have been reported in the literature [22]– [25]. As Table VII makes abundantly evident, NS-FETs with different space

charge region materials have comparable [22], [23], or much lower threshold voltages [24], [25], as well as reasonable SS and DIBL, all of which greatly reduce SCE and make them perfect for low power applications.

#### IV. POWER ANALYSIS

When determining if low power consumption will be attained, a device's power consumption measurement is essential. Thus, assuming V<sub>dd</sub> = 0.7V and gate work function of 4.8 eV the following formula is used to compute the dynamic and average power [26], [28], [29]. The C<sub>ox</sub> represents the equivalent oxide capacitance obtained by the series combination of capacitance due to spacer oxide layers [27]. The variation of capacitances with varying gate voltage is presented in Fig. 10. Upon multiplication of maximum C<sub>ox</sub> with V<sub>dd</sub><sup>2</sup> and 0.5V<sub>dd</sub><sup>2</sup>, dynamic and average power are obtained as per (3) and (4), respectively.

$$\text{Dynamic power} = C_{ox} \cdot V_{dd}^2 \quad (3)$$

$$\text{Average Power} = \frac{1}{2} C_{ox} \cdot V_{dd}^2 \quad (4)$$




FIGURE 10 C<sub>ox</sub>~V<sub>GS</sub> Characteristics for FinFET vs NS-FET structures.




FIGURE 11 C<sub>ox</sub>~V<sub>GS</sub> Characteristics for FinFET vs NS-FET structures.

Figure 11 depicts the total capacitance ( $C_{gg}=C_{gs}+C_{gd}$ ) of various FETs. The rise in  $C_{gs}$  and  $C_{gd}$  results in rise in the total capacitance with increase in dielectric permittivity. Thus,  $C_{gg}$  is low for FinFET combination followed by  $\text{SiO}_2$  and  $\text{HfO}_2+\text{SiO}_2$  and Nitride+ $\text{HfO}_2$ .




FIGURE 12 Power consumption in attoJoule for NS-FET.

The variation of dynamic and average power of FinFET, proposed NS-FET with single dielectric  $\text{SiO}_2$  and with diverse space charge regions including  $\text{HfO}_2+\text{SiO}_2$ , and Nitride+ $\text{HfO}_2$ , are shown in Fig. 12. Compared to a traditional FinFET, the NS-FET with Nitride+ $\text{HfO}_2$  as the space charge region consumes a relatively little amount of average and dynamic power.





FIGURE 13 (a) Transfer characteristics for PMOS and NMOS inverters and (b) CMOS inverters.

## V. CIRCUIT PERFORMANCE

The CADENCE tool is used to examine the device's efficiency towards the circuit for different spacer materials. The performance of the CMOS inverter is shown in Fig. 13. Fig. 13(a) displays the PMOS and NMOS transfer characteristics of the NS-FET at  $V_{DS} = 0.7\text{V}$ . The  $\text{Si}_3\text{N}_4$ 's strong fringing fields cause it to have lower  $I_{OFF}$  and greater  $I_{ON}$ . The  $V_{OUT}$  with  $V_{IN}$  fluctuation is shown in Fig. 13(b). There are slight differences in the transfer characteristics between  $\text{SiO}_2$ , Air, and  $\text{Si}_3\text{N}_4$  dielectrics.

## VI. CONCLUSION

The developed 10 nm technology FINFET and NS-FET has two channels with uniform NS-FET doping concentrations for a variety of spacer region materials with single- $k$  (Air and  $\text{SiO}_2$ ), dual- $k$  ( $\text{HfO}_2+\text{SiO}_2$  and Nitride+ $\text{HfO}_2$ ) spacers. The device is designed with GAA and FDSOI technology. The 3D devices are thoroughly investigated for factors such as transfer characteristics, threshold voltage,  $I_{ON}$  to  $I_{OFF}$  ratio, DIBL, and SS. In comparison to FinFET, the DIBL of the NS-FET's changing dielectric spacer materials like Air,  $\text{SiO}_2$ ,  $\text{HfO}_2+\text{SiO}_2$ , and Nitride+ $\text{HfO}_2$  is improved by 65.34%, 59.37%, 81.43%, and 83.19%, respectively, while the SS is decreased by 5.28%, 0.92%, 0.02%, and 2.68%. The  $I_{ON}/I_{OFF}$  ratio for a single- $k$  spacer is better. From this result, it can be concluded that subthreshold leakage is decreasing for NS-FET in comparison to FinFET by changing the spacer materials. Furthermore, the power consumption is comparably very small for NS FET with diverse space charge regions. The leakage current reduction implies and assures improved device performance for low-power nanoscale applications.

## ACKNOWLEDGMENT

Authors acknowledge SPDC Lab, GRIET, Hyderabad for providing the access to Cogenda Visual TCAD tool facility and MeitY-sponsored Chip-to-Startup (C2S) project (Grant no. EE-9/2/2021-R&D-E) at Department of ETC, PMEC, Berhampur for support.

## REFERENCES

- [1] Arden, Wolfgang M. "The international technology roadmap for semiconductors— perspectives and challenges for the next 15 years." *Current Opinion in Solid State and Materials Science* 6, no. 5 (2002): 371-377.
- [2] Yoon, Jun-Sik, Jinsu Jeong, Seunghwan Lee, and Rock-Hyun Baek. "Multi-Vth Strategies of 7-nm node Nanosheet FETs with Limited Nanosheet Spacing." *IEEE Journal of the Electron Devices Society* 6 (2018): 861-865.
- [3] Yuvaraj, R., Anand Karuppanan, Asisa Kumar Panigrahy, and Raghunandan Swain. "Design and Analysis of Gate Stack Silicon-on-Insulator Nanosheet FET for Low Power Applications." *Silicon* 15, no. 4 (2023): 1739-1746.
- [4] N. A. Kumari, and P. Prithvi, "Impact of scaling on nanosheet FET and CMOS circuit applications," *ECS J. Solid State Sci. Technol.*, vol. 12, no. 3, Mar. 2023, Art. no. 033001, doi: 10.1149/2162-8777/acbcf2.
- [5] Vardhan, P. Harsha, Swaroop Ganguly, and Udayan Ganguly. "Threshold voltage variability in nanosheet GAA transistors." *IEEE Transactions on Electron Devices* 66, no. 10 (2019): 4433-4438.
- [6] Sreenivasulu, V. Bharath, N. Aruna Kumari, Vakkalakula Lokesh, Santosh Kumar Vishvakarma, and V. Narendar. "Common source amplifier and ring oscillator circuit performance optimization using multi-bridge channel FETs." *ECS Journal of Solid State Science and Technology* 12, no. 2 (2023): 023013.
- [7] Raskin, Jean-Pierre. "Fully depleted SOI technology for millimeter-wave integrated circuits." *IEEE Journal of the Electron Devices Society* 10 (2022): 424-434.
- [8] Sreenivasulu, V. Bharath, N. Aruna Kumari, Vakkalakula Lokesh, J. Ajayan, M. Uma, and Vikas Vijayvargiya. "Design of Resistive Load Inverter and Common Source Amplifier Circuits Using Symmetric and Asymmetric Nanowire FETs." *Journal of Electronic Materials* 52, no. 11 (2023): 7268-7279.
- [9] Yu, Eunseon, Keun Heo, and Seongjae Cho. "Characterization and optimization of inverted-T FinFET under nanoscale dimensions." *IEEE Transactions on Electron Devices* 65, no. 8 (2018): 3521-3527.
- [10] Chiang, Te-Kuang. "A new threshold voltage model for short-channel junctionless inverted T-shaped gate FETs (JLITFET)." *IEEE Transactions on Nanotechnology* 15, no. 3 (2016): 442-447.
- [11] V. B. Sreenivasulu and Vadthiya, Narendar. "Design and deep insights into sub-10 nm spacer engineered junctionless FinFET for nanoscale applications." *ECS Journal of solid-state science and technology* 10, no. 1 (2021): 013008.
- [12] Bardon, M. Garcia, P. Schuddinck, Praveen Raghavan, Doyoung Jang, Dmitry Yakimets, Abdelkarim Mercha, Diederik Verkest, and Aaron Thean. "Dimensioning for power and performance under 10nm: The limits of FinFETs scaling." In 2015 International Conference on IC Design Technology (ICICDT), pp. 1-4. IEEE, 2015.
- [13] Amudalapalli, Veera Venkata Sai, Hima Bindu Valiveti, and Asisa Kumar Panigrahy. "Design and Comparative Analysis of 10nm and 16nm Multichannel Nanosheet FinFET with Varying Doping Concentrations." *IEEE Conference on Communication and Electronics Systems (ICCES)*, pp. 198-203. 2023.
- [14] Auth, C., Aliyarukunju, A., Asoro, M., Bergstrom, D., Bhagwat, V., Birdsall, J., Bisnik, N., Buehler, M., Chikarmane, V., Ding, G. and Fu, Q., December. A 10nm high-performance and low-power CMOS technology featuring 3rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over the active gate and cobalt local interconnects. *IEEE International Electron Devices Meeting (IEDM)* pp. 29-1. 2017.
- [15] Gonta, Casey J. "Atomic Layer of Deposition of Ferroelectric HfO<sub>2</sub>." In *Journal of the Microelectronic Engineering Conference*, vol. 23, no. 1, p. 12. 2017.
- [16] Sreenivasulu, V. Bharath, and Vadthiya Narendar. "Design and temperature assessment of junctionless nanosheet FET for nanoscale applications." *Silicon* 14, no. 8 (2022): 3823-3834.
- [17] Jang, Doyoung, Dmitry Yakimets, Geert Eneman, Pieter Schuddinck, Marie Garcia Bardon, Praveen Raghavan, Alessio Spessot, Diederik Verkest, and Anda Mocuta. "Device exploration of nanosheet transistors for sub-7-nm technology node." *IEEE Transactions on Electron Devices* 64, no. 6 (2017): 2707-2713.
- [18] V. B. Sreenivasulu, A. K. Neelam, S. R. Kola, J. Singh, and Y. Li, "Exploring the Performance of 3-D Nanosheet FET in Inversion and Junctionless Modes: Device and Circuit-Level Analysis and Comparison," *IEEE Access*, vol. 11, pp. 90421-90429, 2023, doi: 10.1109/ACCESS.2023.3306050.
- [19] Samal, Asharani, Kumar Prasannajit Pradhan, and Sushanta Kumar Mohapatra. "Improving the switching ratio through low-k/high-k spacer and dielectric gate stack in 3D FinFET-a simulation perspective." *Silicon* 13 (2021): 2655-2660.
- [20] Cogenda Pvt Ltd (2008) Singapore, Genius, 3-D Device Simulator, Version 1.9.3, Reference Manual, Singapore
- [21] Chiang, Meng-Hsueh, Cheng-Nang Lin, and Guan-Shyan Lin, "Threshold voltage sensitivity to doping density in extremely scaled MOSFETs." *Semiconductor science and technology* 21, no. 2 (2006): 190.
- [22] V. B. Sreenivasulu and V. Narendar, "Design Insights of Nanosheet FET and CMOS Circuit Applications at 5-nm Technology Node," in *IEEE Transactions on Electron Devices*, vol. 69, no. 8, pp. 4115-4122, Aug. 2022, doi: 10.1109/TED.2022.3181575.
- [23] Kumar, Aruru Sai, V. Bharath Sreenivasulu, Subba Reddy Chavva, Sheetal Bhandari, N. Aruna Kumari, Anitha Pothabolu, M. Deekshana, and Rajendra Prasad Somineni. "Nanosheet Field Effect Transistor Device and Circuit Aspects for Future Technology Nodes." *ECS Journal of Solid State Science and Technology* 12, no. 8 (2023): 083009.
- [24] Verma, S., Narula, V. and Tripathi, S.L., 2023. Performance Analysis of Multi-Channel-Multi-Gate-Based Junctionless Field Effect Transistor. *IETE Journal of Research*, pp.1-11.
- [25] Verma, S. and Tripathi, S.L., 2022. Effect of mole fraction and fin material on performance parameter of 14 nm heterojunction Si1-xGex FinFET and application as an inverter. *Silicon*, 14(14), pp.8793-8804.
- [26] Vadthiya, Narendar., Sreenivasulu, V. Bharath "A Comprehensive Analysis of Junctionless Tri-Gate (TG) FinFET Towards Low-Power and High-Frequency Applications at 5-nm Gate Length" *Silicon*, 14, pp. 2009-2021, 2022.
- [27] Kumari, N.A., Sreenivasulu, V.B., Ajayan, J., Reddy, T.J. and Prithvi, P., 2023. Spacer Engineering on Nanosheet FETs towards Device and Circuit Perspective. *ECS Journal of Solid State Science and Technology*, 12(5), p.053009.
- [28] E.Yu, K. Heo, and S. Cho, "Characterization and optimization of inverted-T FinFET under nanoscale dimensions," *IEEE Trans. Electron Devices*, vol. 65, no. 8, pp. 3521-3527, Aug. 2018, doi: 10.1109/TED.2018.2846478.
- [29] V. B. Sreenivasulu, A. K. Neelam, A. K. Panigrahy, L. Vakkalakula, J. Singh and S. G. Singh, "Benchmarking of Multi-Bridge-Channel FETs Toward Analog and Mixed-Mode Circuit Applications," in *IEEE Access*, vol. 12, pp. 7531-7539, 2024, doi: 10.1109/ACCESS.2024.3350779.



**ASISA KUMAR PANIGRAHY** received a Ph.D. degree in Electrical Engineering Department with a specialization in Microelectronics & VLSI from the Indian Institute of Technology Hyderabad, in 2017, M.Tech. Degree in VLSI & Embedded System Design from B.P.U.T., Rourkela, Odisha in 2012, and a B.Tech. Degree in Electronics and Communication Engineering from the National Institute of

Science and Technology, Berhampur, Odisha, in 2010. Currently, Dr. Panigrahy is an Associate Professor and Head in the Department of Electronics and Communication Engineering, ICFAI Foundation for Higher Education Hyderabad, India. He received the Gandhian Young Technological Innovation Award for the research work "A Low-Cost Disposable Microfluidic Biochip for Malaria Diagnosis" from the Honorable President of India Shri Ram Nath Kovind Ji at Rhastrapati Bhavan on 19th March 2018. He received the Distinguished Japanese Society for the Promotion of Science (JSPS) award from the University of Tokyo, Japan as an invited speaker in 2017. He received the Excellence in



Research Award from the Director of the Indian Institute of Technology Hyderabad during the foundation day of the Institute in the years 2015 and 2016. He received the DST Young Scientist award from the Department of Science and Technology, Govt. of India in 2016. In 2016, the CSIR, Government of India, presented him with the CSIR Young Scientist Award. His areas of research interest include vertical IC (3D IC) integration, semiconductor device simulations and modeling, and sensors based on micro-nano materials. Currently, he is handling a research project funded by BIRAC, Govt. of India. He is an Academic Editorial Board Member of the Journal of Nanomaterials of Hindawi. He has authored 25 peer-reviewed, SCI-indexed papers in prestigious publications including IEEE, Elsevier, and Springer, etc.



**VEERA VENKATA SAI AMUDALAPALLI** is currently pursuing an M. Tech degree in the Electronics & Communication Engineering department with GRIET Hyderabad, Telangana, India. His current research interests include Nanoelectronics, semiconductor device modeling, and simulation.



**Shobha Rani Depura** received her B.E degree in Electrical and Electronics Engineering from Jawaharlal Nehru Technological University, Hyderabad, and M.Tech. degree in Power System from Sri Venkateswara University Tirupathi, India. Dr. Shobha has completed her Ph.D. degree at Sri Venkateswara University, Tirupathi. Currently she is working as a Professor in the department of Electrical and Electronics Engineering at Institute of Aeronautical

Engineering, Hyderabad, India. Her areas of interest include control systems and application of power Systems and Power electronics.



**Muralidhar Nayak Bhukya** received his B.Tech. degree in Electrical and Electronics Engineering and M.Tech. degree in Power Electronics in 2008 and 2013 respectively from Jawaharlal Nehru Technological University, Hyderabad, India. Dr. Muralidhar was born in the year 1987, Andhra Pradesh, India. He made his Ph.D. degree in Electrical and Electronics Engineering from JNT University, Kakinada. This author became a Member (M) of IEEE in 2017. His areas of interest include control

systems, special machines and application of power electronics in renewable energy systems. Dr. Muralidhar is current working as Assistant Professor in the department of Electrical Engineering, School of Engineering & Technology, Central University of Haryana, India – 123031.



**HIMA BINDU VALIVETI** (Senior Member, IEEE) currently Professor and Head of the Department of Electronics and Communication Engineering, Gokaraju Rangaraju Institute of Engineering and Technology completed her Ph.D. from GITAM Deemed to be University and Post-graduation in Telecommunication Engineering from Royal Melbourne Institute of Technology (RMIT), Australia. Dr Valiveti

has over Eighteen years of industry, academic, and research experience put together. She published over 35 research articles in peer-reviewed Journals and International Conferences. Her research interests include Software Defined Networking, Computer Networks, Wireless Communications,

Nano-electronics, IoT and Embedded Systems, Probability and Stochastic Processes, Signal Processing, and Artificial Intelligence/ Machine Learning (AI/ML). She has research and consultancy funding of 15 lakhs in the area of IoT and Machine Learning for Vehicle suspension systems technology. Dr Valiveti is the organizing chair for AICTE funded Conference and Short Term Training Programme. She is an active speaker at various conferences, FDPs, workshops, and training programs and a reviewer for numerous SCI and Scopus journals. Dr Valiveti is a senior member of IEEE, IETE student bodies, and Advisor of IEEE CAS. She has organized various workshops and value-added courses for undergraduate students of all disciplines.



**V BHARATH SREENIVASULU** (Member, IEEE) received the B. Tech degree in Electronics and Communication Engineering and the M. Tech degree in VLSI and Embedded Systems from Jawaharlal Nehru Technological University Anantapur, Andhra Pradesh, India, in 2013 and 2016, respectively. He received his Ph.D. degree from the National Institute of Technology (NIT) Warangal, Warangal, India, in 2022. He worked as a postdoctoral research associate at the Indian Institute of Technology

(IIT) Patna, Patna, India in 2023. He has published several peer-reviewed articles on topics like tri-gate FET, FinFET, multi-fin FET, nanowire, nanosheet, and novel structures for CMOS circuit applications. Some of his works are recognized as the most popular and top-cited list of articles in the IEEE Transactions on Electron Devices, Microelectronics Journal, and International Journal of RF and Microwave Computer-aided Engineering. His current research interests include the design of novel device architectures and circuits for sub-5-nm technology regimes, compact modeling, artificial neural networks, and neuromorphic computing approaches for semiconductor devices.



**RAGHUNANDAN SWAIN** (Senior Member, IEEE) received his Ph.D. degree in compound semiconductor-based electronic devices from the National Institute of Technology Silchar in 2016. He then joined as an assistant professor and working to date at Parala Maharaja Engineering College, a constituent college of Govt. of Odisha affiliated with Biju Patnaik University of Technology. His research interest includes GaN-based heterostructure devices,

nano-channel FinFETs, etc for power electronic applications. He has published 20 international Journal papers in reputed journals like IEEE, Elsevier, Springer, etc. He has presented his work in 12 international conferences in the area of Semiconductor Devices inside India and abroad. He is a senior member of IEEE. Currently, he is guiding four students towards their PhD. He is a regular reviewer of indexed journals of IEEE, Elsevier, and Taylor and Francis. As Principal Investigator on one funding research project and Co-Principal Investigator on another, he carried them out.